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Vanadium gate-controlled Josephson half-wave nanorectifier
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Recently, the possibility to tune the critical current of conventional metallic superconductors via electrostatic gating was
shown in wires, Josephson weak-links and superconductor-normal metal-superconductor junctions. Here we exploit
such a technique to demonstrate a gate-controlled vanadium-based Dayem nano-bridge operated as a half-wave rectifier
at 3 K. Our devices exploit the gate-driven modulation of the critical current of the Josephson junction, and the resulting
steep variation of its normal-state resistance, to convert an AC signal applied to the gate electrode into a DC one across
the junction. All-metallic superconducting gated rectifiers could provide the enabling technology to realize tunable
photon detectors and diodes useful for superconducting electronics circuitry.
In the last few years, the possibility to suppress the
critical current in conventional Bardeen-Cooper-Schrieffer
(BCS) superconducting wires1, Dayem bridge (DB) Joseph-
son junctions (JJs)2–5 and superconductor-normal metal-
superconductor weak-links6 via electrostatic gating was
demonstrated7. Such a technique is at the basis of a class
of innovative all-metallic superconducting Josephson transis-
tors, where a gate electrode is used to modulate down to full
suppression the critical current of a superconducting chan-
nel, in analogy to what occurs for the current in standard
gated semiconductor transistors. Furthermore, the impact of
the electrostatic gating on the macroscopic phase, and on the
phase slip dynamics was proved in superconducting quan-
tum interference devices (SQUIDs)8 and in gated titanium
DBs, respectively9. So far, the microscopic origin of the
gating effect in metallic superconductors is still unclear, and
the debate in the search of a satisfactory explanation for the
aforementioned phenomenology has just started.4,10,11. Yet,
several technological implementations based on gated super-
conducting transistors for both classical and quantum com-
putation architectures were proposed7 til now, and promise
new paradigms to realize innovative superconducting circuits.
These are expected to benefit from operation frequencies close
to those typical of rapid single flux quantum devices (up to
∼ 750 GHz)12, but in a voltage-driven fashion which would
provide a direct and convenient interface with complementary
metal-oxide technology (CMOS).
Here, we demonstrate a vanadium (V) Josephson half-
wave rectifier based on a scheme recently proposed5 which
exploits the strong non-linearity of the resistance (R) of a
gated superconducting nanotransistor vs gate voltage (VG).
Such a device might form the rectifying core of a pho-
ton sensor operating at high frequencies, relevant, for in-
stance, for cosmological applications13, or could be ex-
ploited as a comparator14 to be used in all-superconducting
digital electronic circuits7. The potentially-high opera-
tion frequency, the ease of fabrication and the simple
geometry of our nanodevices makes them attractive as
an effective alternative to conventional all-semiconductor15
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FIG. 1. (a) False-color scanning electron micrograph of a typi-
cal gate-controlled vanadium JJ nanotransistor. The DB constriction
(light blue) is current biased, and the voltage drop is measured in a
4-wire configuration. The electrostatic field is applied via the gate
electrode (orange). (b) Back and forth current I vs voltage V char-
acteristics of a representative device measured at different bath tem-
peratures from 2.0 K to 3.8 K. The curves are horizontally offset for
clarity. The inset shows the 4-wire lock-in measurement (with bias-
ing current I ' 15 nA) of the R vs T characteristic of the junction.
The superconducting transition occurs at TC ' 3.6K. (c) Evolution
of the critical current IC (light blue dots) and retrapping current IR
(yellow dots) vs bath temperature T . The black dashed line repre-
sents the best fit of IC(T ) with the Bardeen’s theory, which yields
I0C = (2.2± 0.1) mA and T f itC = (3.62± 0.07) K as fitting parame-
ters.
and semiconductor-superconductor hybrid16–18 field -effect-
transistor-based technologies.19,20 Below, we focus on the ma-
nipulation of the dissipative response of the V-based Joseph-
son weak-link via the application of a voltage to a gate
capacitively-coupled to the junction, and show its time-
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2resolved response to periodic square-wave and sinusoidal sig-
nals applied to the gate thereby leading to electric rectifica-
tion.
Our device consists of a planar 60-nm-tick, 160-nm-long,
90-nm-wide V Dayem bridge JJ with a 70-nm-apart, 120-nm-
wide side-gate aligned to the constriction. The device fabrica-
tion was performed on a silicon oxide substrate with a single-
step electron beam lithography followed by vanadium deposi-
tion performed at a rate of 0.36 nm/s in an ultra-high vacuum
electron-beam evaporator with a base pressure of ∼ 10−11
Torr21–27. Figure 1(a) shows the false color scanning electron
micrograph of a representative V JJ transistor along with the
4-wire biasing scheme used for the low-temperature current
vs voltage (I−V ) characterization of the devices performed
in a filtered cryogen-free 3He-4He dilution refrigerator.
For temperatures below ∼ 3.5 K, the V JJ is superconduct-
ing and exhibit, at 2 K, a critical current IC of ∼ 1.42 mA,
a retrapping current IR ∼ 380 µA, and a normal-state resis-
tance RN of around ∼ 110 Ω. The forward and backward cur-
rent I vs V characteristics for temperatures T ranging from
2.0 K to 3.8 K are shown in Fig. 1(b), where the full evolu-
tion of IC as a function of T is highlighted by the grey area.
The hysteretic behaviour of the curves stems from quasipar-
ticle over-heating when the junction switches from the super-
conducting to the normal state28,29. Moreover, the additional
features present on the I−V characteristics at higher current
are likely to be related to the switching of the DB banks to
the normal state. The decay of both IS and IR with the tem-
perature is shown in Fig. 1(c), where the black dashed line
represents a fit of the IC vs T characteristic performed with
the Bardeen’s equation: IC(T ) = I0C
[
1−
(
T
TC
)2] 32
, where I0C
is the zero-temperature critical current, and TC is the DB criti-
cal temperature. The fitting procedure yielded I0C =(2.2±0.1)
mA and T f itC = (3.62± 0.07) K. The latter value is in agree-
ment with the experimental critical temperature determined
from the 4-wire lock-in measurement of the junction resis-
tance vs bath temperature T , as shown in the inset of Fig. 1(b).
The preliminary characterization of the gating effect on IC
and R was carried out by acquiring the forward and back-
ward I−V characteristics of a representative vanadium DB
as function of the voltage applied to the gate electrode, VG.
Figure 2(a) displays the IC(VG) characteristics extracted from
the I−V acquired for several bath temperatures. The modu-
lation of IC is almost symmetric for VG −→−VG, and the gate
effect persists up to ∼ 3.3 K, i. e., ∼ 0.9TC. We note that a
sharper suppression of IC for positive values ofVG seems to be
in contrast to a possible field emitted electrons-driven effect,
since electrons extraction from the gate (occurring at negative
gate bias) is, in principle, more effective than that from the
DB (occurring at positive gate bias) owing to the substantial
asymmetry of the device geometry.
Let us now describe further the transport properties of the
transistor by focusing on the behavior of the device resistance
R under the action of the electric field. The steep modulation
of the critical current yields, at constant current bias IB, an
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FIG. 2. (a) IC vs VG characteristics for different temperatures rang-
ing from 2.0 to 3.3 K. Data were computed averaging 25 acquisitions
of the switching current. The error bars represent the standard devi-
ation of the ensemble of measurements. (b) Resistance R=V/IB vs
gate voltageVG for different values of bias current IB from 1.4 to 150
µA. (c) Transresistance dRdVG vs gate voltageVG for the same bias cur-
rents of panel (b). Measurements of panels (b) and (c) were carried
out at TB = 3.0 K.
analogous modulation of the resistance of the device. Figure
2(b) displays the evolution of R as a function of the gate volt-
age VG for several values of bias current IB. We note that R
remains almost equal to 0 forVG values such that IC(VG)> IB.
Then, for higher gate voltage, the resistance jumps to finite
values due to the gate-driven superconducting-to-normal state
transition of the device. Finally, R increases with VG, proba-
bly owing to the enlargement of the normal-state region within
the junction2. In particular, for IB > 30 µA, R exhibits a linear
dependence on VG. Moreover, also the steepness of the resis-
tance jump is a function of IB, as customarily described by the
figure of merit of the resistance derivative with respect to the
gate voltage (dR/dVG), which is shown in Fig. 2(c). The am-
plitude of the differential resistance peaks, corresponding to
the transition to the normal state, increases with IB reaching
the maximum value of ∼ 30 Ω/V at IB = 150 µA. Further-
more, the peak center shifts towards lower VG values as the
bias current is increased.
The strong non linearity typical of the R(VG) character-
istics, provided by the transition to the dissipative regime,
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FIG. 3. (a) Scheme of time-resolved measurements of the 4-wire voltage drop V (t) across the junction at constant current bias IB vs DC
(black dotted line) + AC (square-wave green line) gate voltage. The gate polarization signal is compared with the IC vs VG curve to highlight
the dynamic working range of the system. (b) Voltage V vs current I characteristics for selected values of gate voltage VG. The dot pairs show
the working points of the system for different values of the bias current IB = 18, 37, 71 µA. (c) Evolution of the gate voltage vs time. The
signal was obtained by summing a DC voltage VDC = 10 V and an AC square-wave voltage with amplitude VAC = 5 V. (d) Time-resolved
voltage drop across the DB for selected values of the current bias. Dashed lines shows the corresponding working points in panel (b). These
measurements were performed at TB = 3 K.
could be conveniently exploited to implement a superconduct-
ing half-wave rectifier converting an AC signal applied to the
gate into a DC one across the DB. Such a mechanism, re-
cently proposed for Nb gate-controlled transistors5, could al-
low to realize, for instance, a radiation detector in which the
AC electric field collected by an antenna coupled to the gate
electrode would be rectified, thereby leading to an amplified
non-zero average signal. The gain of such a device can be
defined as the ratio g = Vout/Vin, where Vin and Vout are the
peak-to-peak amplitudes of the signal applied to the gate and
the voltage drop across the DB, respectively. The quantity g
can be calculated through the relation g= R(VG)IBt/σ where,
R(VG)IB =Vout is the product of the gate dependent DB resis-
tance R and the current bias IB, while σ/t =Vin is given by the
ratio of the typical width (σ ) of the switching current proba-
bility distribution for gate-driven superconducting field-effect
transistors9 and the transconductance t = dIC/dVG7. For V-
based devices, g is expected to reach values as high as ∼ 7
with a typical power dissipation of ∼ 40 nW. Our V DB nan-
otransistor shows gain performance similar to cryogenic semi-
conductor devices30,31 with a reduction in power consumption
of about three orders of magnitude. Noteworthy, a series of N
rectifiers can be realized by feeding the gate electrode of the
nth rectifier with the output voltage of the (n− 1)th one, and
resulting in a total gain equal to gN .
In the following, we shall focus on the time-resolved in-
vestigation of the response of V Josephson transistors to AC
square-wave and sinusoidal gate signals. The measurements
setup, comprising an input/output analog-to-digital/digital-to-
analog converter (ADC/DAC) board for the generation and
the acquisition of time-resolved alternate current and volt-
age signal, is depicted in Fig. 3(a). The voltage drop V (t)
across the current-biased DB was measured as a function of
a time dependent gate voltage VG(t). In this configuration,
when IC[VG(t)] < IB the junction is in the normal state and a
finite voltage drop is built across the DB (high-state). By con-
trast, when IC(VG(t)) > IB, the DB is superconducting, and
V ∼ 0 (low-state). The response of the device to a transistor-
transistor-logic (TTL) like square-wave excitation was probed
by feeding the gate with a signal consisting of a VDC = 10 V
DC bias added to a VAC = 5 V square-wave signal with fre-
quencies up to ∼ 50 Hz, as shown in Fig. 3(c). The voltage
drop in the high- and low-state for some representative values
of IB is shown in Fig. 3(d) as pairs of points with the same
color, superimposed on the I−V characteristics taken at se-
lected values ofVG. As displayed in Fig. 3(d), the voltage drop
across the junction preserves the shape of the input signal. On
this regard, we emphasize that in our experiments the maxi-
mum operation frequency is limited by the low-pass filtering
stages of the electrical lines of our setup. At present time,
the timescale of gate-driven superconducting phase transition
is unknown, nonetheless the ultimate cut-off frequency of the
V gate-controllable rectifiers could be estimated to be at most
2∆/h∼ 265 GHz, where ∆ is the superconducting gap energy
and h the Planck’s constant, a value which is comparable to
state-of-art hybrid and CMOS field-effect transistors15,32,33.
The response of the DB to a sinusoidal gate voltage excita-
tion was measured by applying to the gate an AC sine signal
VAC with peak-to-peak amplitudes ranging from 1 to 3.5 V
added to aVDC = 11 V DC voltage bias. This results in a peri-
odic sinusoidal oscillation of the critical current IC above and
below IB, producing a gate-driven periodic modulation of the
device resistance. The voltage drop across the DB as a func-
tion of IB and VG is displayed in Fig. 4(a). We note that by
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FIG. 4. (a). Density plot of the voltage drop across the junction
as a function of the gate voltage (x axis) and current bias (y axis).
From left to right, the three points represent the minimum zero re-
sistance gate voltage value (light green), the transition between the
superconducting and the normal state (red) and the maximum of both
gate voltage and voltage drop (dark green) respectively. The dashed
red curve highlights the critical current IC as a function of the gate
voltage VG. (b) Time evolution of the gate voltage. The signal was
obtained adding a DC voltage VDC = 11 V and an AC sine wave
voltage VAC. The three dots highlight the working points described
in panel (a). (c), (d), (e) Time resolved voltage drop across the DB
for, respectively, VAC = 3.5, 1.5, 1.0 V. The colormap is the same of
panel (a). All these measurements were carried out at TB = 3 K.
choosing IB and VDC [see Fig. 4(a))], it is possible to set a
working point for the rectifier, which determines the intensity
and the shape of the resulting output voltage signal through the
evolution of the super-to-normal switching point [red dashed
line in Fig. 4(a)], and through the dependence of the device
resistance on the gate voltage (see also Ref.2). Indeed, the
system lies in the zero voltage state for IC(VG(t)) > IB, and a
voltage drop across the junction occurs when IC(VG(t)) ' IB.
For higher values of VG, i.e., when IC(VG(t)) < IB, the volt-
age drop increases due to the gate-driven evolution of the DB
resistance, which eventually will saturate at the asymptotic
value of the normal-state resistance. Figure 4(c) shows the
voltage drop of the DB as a function of time, in response to
the gate signal reported in Fig. 4(b). To clarify the response
of the system to such excitation, we highlight in Figs. 4(a,b)
three points corresponding to the minimum of the VG(t) sig-
nal (light green dot), the switching point (red dot), and the
maximum of VG(t) (dark green dot). The value of the bias-
ing current was set to IB = 72µA in order to take advantage
of both the sharp normal-to-superconductor transition and the
linear relation between R andVG for IB > IC. The latter feature
allows to preserve the sinusoidal shape in the output voltage
when the JJ is in the resistive state, as shown in Figs. 4(c,d,e)
for different values of VAC. Indeed, although the output sig-
nal resembles that of a conventional half-wave rectifier33, it is
worth to emphasize that, in our systems, it is possible to tune
the rectification threshold V ∗G by changing both IB and VDC.
In summary, we have demonstrated a half-wave rectifier
based on a gated vanadium Dayem nano-bridge Josephson
transistor operating at 3 K. We showed the time-resolved re-
sponse of our device to square-wave and sinusoidal gate sig-
nals, demonstrating the ability to convert an AC excitation
into a DC one, and with a gain which is expected to obtain
a value close to 7 at a power consumption of ∼ 40 nW. The
performance of the V DB represents a major improvement in
energy efficiency compared to conventional cryogenic semi-
conductor technology30,31. V-based gate-controllable Joseph-
son rectifiers could represent a breakthrough and a possible
enabling technology to implement innovative all-metallic su-
perconducting photon detectors34–36 based on gating as well
as electric diodes suitable for superconducting digital37 and
quantum electronics38,39 circuitry.
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